Lattice Semiconductor Expands Support For Its Open Source LatticeMico32 Embedded Microprocessor

Source: Lattice Semiconductor
July 24, 2007

– Device Support Now Includes the New LatticeXP2 FPGA Family –
– Expanded Software Development Support and Peripheral IP –

HILLSBORO, OR — JULY 24, 2007 — Lattice Semiconductor Corporation (NASDAQ: LSCC) today announced expanded support for its LatticeMico32( 32-bit embedded RISC microprocessor, an open source, soft IP core optimized for Lattice Field Programmable Gate Arrays (FPGAs). Availability of this enhanced solution, including new development tool and peripheral IP support, coincides with the release of Lattice’s ispLEVER( version 7.0 design tool suite. Core optimization for the new non-volatile LatticeXP2( FPGA family, the industry’s first "true" 90nm FPGA using on-chip Flash technology, is also now available.

"System designers are enthusiastically embracing our open source LattticeMico32 microprocessor platform solution," said Stan Kopec, corporate vice president of marketing. "The processor and peripheral capabilities of the LatticeMico32 system, combined with the unique silicon features in our non-volatile LatticeXP2 FPGA family, provide a simpler and more efficient way for system designers to create products that must retain configuration and dynamic state information between power-up cycles."

The LatticeMico32 Microprocessor on the LatticeXP2 FPGA
The LatticeXP2 FPGA combines Flash and SRAM technology on a single 90nm die, enabling unique capabilities such as "instant-on" operation, encrypted design security and flashBAK( block RAM back-up. The LatticeMico32 processor, in combination with the LatticeXP2 devices, provides these benefits to designers:

* Instant Code Execution – By taking advantage of the high-speed configuration of the LatticeXP2 devices (~1ms), the microprocessor can begin code execution almost immediately upon device power-up.

* flashBAK – The previous operating context, both logic configuration as well as RAM contents, is available to the microprocessor at power-up through use of the unique flashBAK feature found in the LatticeXP2 devices. This feature allows the microprocessor to store important information, such as error codes or performance conditions, into non-volatile memory before power down. At power-up the information is automatically reloaded into the microprocessor memory to resume operation.

* Security – Security of design code (both microprocessor software and FPGA hardware) is inherently high because configuration data is stored in on-chip Flash. In addition, LatticeXP2 devices offer other security and protection features, such as 128-bit AES encrypted design bitstream support and a keyed "Lock" feature that protects against accidental or unauthorized device programming.

Enhanced Software Development Tool Flow
Lattice’s ispLEVER design tool suite version 7.0 has expanded support for software coding and debug with the addition of new tools to the Integrated Development Environment (IDE):

* Code Trace – a tool that allows a programmer to trace the execution of program source code for debug.

* Standard Make C and C++ Projects – provide support for programmers to create Standard Make projects, in addition to the existing Managed Make, wizard-driven project creation process.

* Small C library – based on the Newlib C library source, Small C focuses on efficient compilation for embedded applications.

Additional Peripheral IP Cores
Several new and updated peripheral IP cores are available with the release of ispLEVER 7.0 for use with the LatticeMico32 processor. These user configurable designs include:
* DDR2 SDRAM Controller – Double Data Rate 2 (DDR2) Synchronous Dynamic Random Access Memory (SDRAM) Controller.
* Tri-Speed MAC – Ethernet Media Access Controller operates in Gigabit or Fast Ethernet (10/100 Mbps) modes.
* Single Data Rate (SDR) SDRAM Controller – now available on the LatticeXP2 devices for use with the LatticeMico32 processor.
* SPI Flash ROM – the Serial Peripheral Interface (SPI) Flash memory controller provides an invisible interface between a LatticeMico32 microprocessor and an external, industry-standard SPI Flash chip.
These peripherals join a number of LatticeMico32 peripheral functions previously introduced, including Timer, UART, GPIO, DMA controller and other blocks.

Pricing and Availability
The LatticeMico32 System development tools are available now for the LatticeSC(, LatticeSCM(, LatticeXP(, LatticeXP2, LatticeECP2(, LatticeECP2M(, LatticeECP( and LatticeEC( FPGA families. The tools can be downloaded at no charge from the LatticeMico32 Center: http://www.latticesemi.com/products/intellectualproperty/latticemico32
Lattice’s Standard LatticeXP2 development board can be used for LatticeMico32 development and is priced at $695. The ispLEVER design tool kit for Windows( is priced at $895.

About Lattice Semiconductor
Lattice Semiconductor Corporation provides the industry’s broadest range of Programmable Logic Devices (PLD), including Field Programmable Gate Arrays (FPGA), Complex Programmable Logic Devices (CPLD), Mixed-Signal Power Management and Clock Generation Devices, and industry-leading SERDES products.
Lattice continues to deliver "More of the Best" to its customers with comprehensive solutions for system design, including an unequaled portfolio of high-performance, non-volatile and low-cost FPGAs.

Lattice products are sold worldwide through an extensive network of independent sales representatives and distributors, primarily to OEM customers in communications, computing, industrial, consumer, automotive, medical and military end markets. For more information, visit http://www.latticesemi.com

Statements in this news release looking forward in time are made pursuant to the safe harbor provisions of the Private Securities Litigation Reform Act of 1995. Investors are cautioned that forward-looking statements involve risks and uncertainties including market acceptance and demand for our new products, our dependencies on our third party software suppliers, the impact of competitive products and pricing, technological and product development risks and other risk factors detailed in the Company’s Securities and Exchange Commission filings. Actual results may differ materially from forward-looking statements.

Lattice Semiconductor Corporation, Lattice (& design), L (& design), flashBAK, LatticeMico32, LatticeXP, LatticeXP2, LatticeEC, LatticeECP, LatticeECP2, LatticeECP2M, LatticeSC, LatticeSCM, ispLEVER and specific product designations are either registered trademarks or trademarks of Lattice Semiconductor Corporation or its subsidiaries in the United States and/or other countries.
GENERAL NOTICE: Other product names used in this publication are for identification purposes only and may be trademarks of their respective holders.